Reconfigurable Logic Interface Architecture for CPU-FPGA Accelerators