In this issue, we present a selection of papers from several workshops held in September 2001 in Barcelona, Spain. The workshops were hosted within the PACT (Parallel Architecture and Compilation Techniques) Conf.. The advances in technology are improving the processing power and the computing speed of systems. As addressed by keynote speakers, the time has never been so propitious to explore the potentials of compilers on the architecture and vice versa.

Bartolini, S., Giorgi, R., P. R. O. T. I. C., J., Prete, C.A., Valero, M. (2001). Parallel Architecture and Compilation Techniques: Selection of Workshop Papers, Guests' Editors Introduction. COMPUTER ARCHITECTURE NEWS, 29, No.5, 9-12 [10.1145/563647.563651].

Parallel Architecture and Compilation Techniques: Selection of Workshop Papers, Guests' Editors Introduction

BARTOLINI, SANDRO;GIORGI, ROBERTO;
2001-01-01

Abstract

In this issue, we present a selection of papers from several workshops held in September 2001 in Barcelona, Spain. The workshops were hosted within the PACT (Parallel Architecture and Compilation Techniques) Conf.. The advances in technology are improving the processing power and the computing speed of systems. As addressed by keynote speakers, the time has never been so propitious to explore the potentials of compilers on the architecture and vice versa.
2001
Bartolini, S., Giorgi, R., P. R. O. T. I. C., J., Prete, C.A., Valero, M. (2001). Parallel Architecture and Compilation Techniques: Selection of Workshop Papers, Guests' Editors Introduction. COMPUTER ARCHITECTURE NEWS, 29, No.5, 9-12 [10.1145/563647.563651].
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11365/46878
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo