In the paper the buffer and the NAND/NOR adiabatic gate are compared with that designed with the traditional CMOS approach. The comparison is made both assuming an assigned power supply and setting its value to minimize the power consumption. General relationship independent from process parameter, which are also simple to be useful in a pencil-and-paper evaluation, are carried out. Analytical results are validate with Spice Simulations by using 0.8-m CMOS technology. The analysis show that with the considered technology and a fan-out of three, the adiabatic buffer is advantageous for frequency lower than 167 MHz and 21 MHz for the non optimized and the optimized design, respectively. These frequencies lower to 23 MHz and 1.3 MHz for the NAND/NOR gate. Moreover all the frequency reduce linearly increasing the fan out of the gate.

Alioto, M.B.C., & Palumbo, G. (2002). NAND/NOR Adiabatic Gates: Power Consumption Evaluation and Comparison versus the Fan-In. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I. FUNDAMENTAL THEORY AND APPLICATIONS, 49(9), 1253-1262.

NAND/NOR Adiabatic Gates: Power Consumption Evaluation and Comparison versus the Fan-In

ALIOTO, MASSIMO BRUNO CRIS;
2002

Abstract

In the paper the buffer and the NAND/NOR adiabatic gate are compared with that designed with the traditional CMOS approach. The comparison is made both assuming an assigned power supply and setting its value to minimize the power consumption. General relationship independent from process parameter, which are also simple to be useful in a pencil-and-paper evaluation, are carried out. Analytical results are validate with Spice Simulations by using 0.8-m CMOS technology. The analysis show that with the considered technology and a fan-out of three, the adiabatic buffer is advantageous for frequency lower than 167 MHz and 21 MHz for the non optimized and the optimized design, respectively. These frequencies lower to 23 MHz and 1.3 MHz for the NAND/NOR gate. Moreover all the frequency reduce linearly increasing the fan out of the gate.
File in questo prodotto:
File Dimensione Formato  
J9-NAND NOR Adiabatic Gates Power Consumption.pdf

non disponibili

Tipologia: Post-print
Licenza: NON PUBBLICO - Accesso privato/ristretto
Dimensione 402.59 kB
Formato Adobe PDF
402.59 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11365/3945
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo