Modeling and Design Considerations on CML Gates under High-Current Effects