This paper will deal with CML logic, and, in particular, models and optimized design strategies for MUX, XOR and D Flip-Flop will be presented. Both simple and accurate models for propagation delay are proposed. The models represent propagation delay with a few terms, providing a better insight into the relationship between delay and its electrical parameters, which in turn are related to process parameters. The main difference between accurate and simple models is that the former need only a few Spice simulations to properly evaluate model parameters. The simple models show errors which are always lower than 20%, while accurate models have typical errors of 2%. Design optimization is in terms of bias currents giving minimum propagation delay, and it has been demonstrated that at the cost of a 10% increase in propagation delay we can reduce power dissipation by 40%. The models and design strategies are validated using both a traditional and a high-speed bipolar process which have a transition frequency equal to 6 GHz and 20 GHz, respectively.

Alioto, M.B.C., & Palumbo, G. (2000). Modeling and Optimized Design of Current Mode MUX/XOR and D Flip-Flop. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. 2, ANALOG AND DIGITAL SIGNAL PROCESSING, 47(5), 452-461 [10.1109/82.842113].

Modeling and Optimized Design of Current Mode MUX/XOR and D Flip-Flop

ALIOTO, MASSIMO BRUNO CRIS;
2000

Abstract

This paper will deal with CML logic, and, in particular, models and optimized design strategies for MUX, XOR and D Flip-Flop will be presented. Both simple and accurate models for propagation delay are proposed. The models represent propagation delay with a few terms, providing a better insight into the relationship between delay and its electrical parameters, which in turn are related to process parameters. The main difference between accurate and simple models is that the former need only a few Spice simulations to properly evaluate model parameters. The simple models show errors which are always lower than 20%, while accurate models have typical errors of 2%. Design optimization is in terms of bias currents giving minimum propagation delay, and it has been demonstrated that at the cost of a 10% increase in propagation delay we can reduce power dissipation by 40%. The models and design strategies are validated using both a traditional and a high-speed bipolar process which have a transition frequency equal to 6 GHz and 20 GHz, respectively.
Alioto, M.B.C., & Palumbo, G. (2000). Modeling and Optimized Design of Current Mode MUX/XOR and D Flip-Flop. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS. 2, ANALOG AND DIGITAL SIGNAL PROCESSING, 47(5), 452-461 [10.1109/82.842113].
File in questo prodotto:
File Dimensione Formato  
J3-Modeling and optimized design of current mode MUX-Xor and D-FF.pdf

non disponibili

Tipologia: Post-print
Licenza: NON PUBBLICO - Accesso privato/ristretto
Dimensione 290.56 kB
Formato Adobe PDF
290.56 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11365/36714
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo