Mixed Full Adder Topologies for High-Performance Low-Power Arithmetic Circuits