This paper deals with the implementation of Full Adder chains by mixing different CMOS Full Adder topologies. The approach is based on cascading fast Transmission-Gate Full Adders interrupted by static gates having driving capability, such as inverters or Mirror Full Adders, thus exploiting the intrinsic low power consumption of such topologies. The obtained mixed-topology circuits are optimized in terms of delay by resorting to simple analytical models. Delay, power consumption and the power-delay product in both mixed-topology and traditional Full Adder chains were evaluated through post-layout Spectre simulations with a 0.35-m, 0.18-m and 90-nm CMOS technology considering different design targets, i.e. minimum power consumption, power-delay product, energy-delay product and delay. The results obtained show that the mixed-topology approach based on Mirror adders are capable of a very low power consumption (comparable to that of the low-power Transmission-Gate Full Adder) and a very high speed (comparable with or even greater than that of the very fast Dual-Rail Domino Full Adder). This also enables a high degree of design freedom, given that the same (mixed) topology can be used for a wide range of applications. This greater flexibility also affords a significant reduction in the design effort.

Alioto, M.B.C., DI CATALDO, G., & Palumbo, G. (2006). Mixed Full Adder Topologies for High-Performance Low-Power Arithmetic Circuits. MICROELECTRONICS JOURNAL, 38(1), 130-139 [10.1016/j.mejo.2006.09.001].

Mixed Full Adder Topologies for High-Performance Low-Power Arithmetic Circuits

ALIOTO, MASSIMO BRUNO CRIS;
2006

Abstract

This paper deals with the implementation of Full Adder chains by mixing different CMOS Full Adder topologies. The approach is based on cascading fast Transmission-Gate Full Adders interrupted by static gates having driving capability, such as inverters or Mirror Full Adders, thus exploiting the intrinsic low power consumption of such topologies. The obtained mixed-topology circuits are optimized in terms of delay by resorting to simple analytical models. Delay, power consumption and the power-delay product in both mixed-topology and traditional Full Adder chains were evaluated through post-layout Spectre simulations with a 0.35-m, 0.18-m and 90-nm CMOS technology considering different design targets, i.e. minimum power consumption, power-delay product, energy-delay product and delay. The results obtained show that the mixed-topology approach based on Mirror adders are capable of a very low power consumption (comparable to that of the low-power Transmission-Gate Full Adder) and a very high speed (comparable with or even greater than that of the very fast Dual-Rail Domino Full Adder). This also enables a high degree of design freedom, given that the same (mixed) topology can be used for a wide range of applications. This greater flexibility also affords a significant reduction in the design effort.
Alioto, M.B.C., DI CATALDO, G., & Palumbo, G. (2006). Mixed Full Adder Topologies for High-Performance Low-Power Arithmetic Circuits. MICROELECTRONICS JOURNAL, 38(1), 130-139 [10.1016/j.mejo.2006.09.001].
File in questo prodotto:
File Dimensione Formato  
J30-Mixed Full Adder Topologies for High-Performance Low-Power Arithmetic Circuits.pdf

non disponibili

Tipologia: Post-print
Licenza: NON PUBBLICO - Accesso privato/ristretto
Dimensione 216.61 kB
Formato Adobe PDF
216.61 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11365/36444
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo