Performance Evaluation of the Low-Voltage CML D-Latch Topology