In this paper, the low-voltage CML D-latch topology is analyzed and compared to the traditional implementation to evaluate its speed potential and power efficiency, which are crucial aspects in current applications. To this end, an analytical delay model is first derived and then used to optimize its speed performance and understand its power-delay interdependence. The delay model, based on the approach proposed in [25]-[26], leads to simple expressions that are suitable for pencil-and-paper evaluations. The accuracy of the expressions obtained is tested by comparison to SPICE simulations, by using a bipolar process whose npn transistor has a transition frequency of 20 GHz. The delay expressions derived are used to design and compare the low-voltage and the traditional D-latch both in terms of delay and power-delay tradeoff, by considering a high-performance and a low-power consumption design target. The analytical comparison carried out is general, since it does not depend on the specific bipolar process considered. Analysis shows that the low-voltage D-latch topology does not necessarily allow for a power saving or a better power efficiency, and applications where this topology exhibits some advantage over the traditional implementation are identified.

Alioto, M.B.C., Mita, R., & Palumbo, G. (2003). Performance Evaluation of the Low-Voltage CML D-Latch Topology. INTEGRATION, 36(4), 191-209.

Performance Evaluation of the Low-Voltage CML D-Latch Topology

ALIOTO, MASSIMO BRUNO CRIS;
2003

Abstract

In this paper, the low-voltage CML D-latch topology is analyzed and compared to the traditional implementation to evaluate its speed potential and power efficiency, which are crucial aspects in current applications. To this end, an analytical delay model is first derived and then used to optimize its speed performance and understand its power-delay interdependence. The delay model, based on the approach proposed in [25]-[26], leads to simple expressions that are suitable for pencil-and-paper evaluations. The accuracy of the expressions obtained is tested by comparison to SPICE simulations, by using a bipolar process whose npn transistor has a transition frequency of 20 GHz. The delay expressions derived are used to design and compare the low-voltage and the traditional D-latch both in terms of delay and power-delay tradeoff, by considering a high-performance and a low-power consumption design target. The analytical comparison carried out is general, since it does not depend on the specific bipolar process considered. Analysis shows that the low-voltage D-latch topology does not necessarily allow for a power saving or a better power efficiency, and applications where this topology exhibits some advantage over the traditional implementation are identified.
Alioto, M.B.C., Mita, R., & Palumbo, G. (2003). Performance Evaluation of the Low-Voltage CML D-Latch Topology. INTEGRATION, 36(4), 191-209.
File in questo prodotto:
File Dimensione Formato  
J14-Performance Evaluation of the Low-Voltage CML D-Latch Topology.pdf

non disponibili

Tipologia: Post-print
Licenza: NON PUBBLICO - Accesso privato/ristretto
Dimensione 322.41 kB
Formato Adobe PDF
322.41 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11365/36156
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo