In many-core systems to achieve maximum performance, it is desirable to produce many tasks more than the cores and efficiently distribute those tasks among available resources. Software load balancers will provide enough performance as long as the number of jobs is big enough in comparison with the load balancing overhead. To mitigate this overhead, delegating load balancing to an accelerator will improve the performance of such architectures. This paper presents a hardware dynamic load balancer module implemented on the FPGA Zynq Ultrascale+ and is based on the semi-work-stealing2 scheduling. The load balancer is specifically designed for DataFlow-Threads (DF-Threads) and can support multi-core and multi-node computing architectures. The performance of the design is initially examined through a simple “stress-test” that generates threads (the Recursive-Fibonacci program) on a two-nodes FPGA cluster.

KHALILI MAYBODI, F., & Giorgi, R. (2020). A Dynamic Load Balancer for a Cluster of FPGA SoCs, 23-26.

A Dynamic Load Balancer for a Cluster of FPGA SoCs

farnam khalili maybodi
Membro del Collaboration Group
;
roberto giorgi
Membro del Collaboration Group
2020

Abstract

In many-core systems to achieve maximum performance, it is desirable to produce many tasks more than the cores and efficiently distribute those tasks among available resources. Software load balancers will provide enough performance as long as the number of jobs is big enough in comparison with the load balancing overhead. To mitigate this overhead, delegating load balancing to an accelerator will improve the performance of such architectures. This paper presents a hardware dynamic load balancer module implemented on the FPGA Zynq Ultrascale+ and is based on the semi-work-stealing2 scheduling. The load balancer is specifically designed for DataFlow-Threads (DF-Threads) and can support multi-core and multi-node computing architectures. The performance of the design is initially examined through a simple “stress-test” that generates threads (the Recursive-Fibonacci program) on a two-nodes FPGA cluster.
978-90-784270-0-1
KHALILI MAYBODI, F., & Giorgi, R. (2020). A Dynamic Load Balancer for a Cluster of FPGA SoCs, 23-26.
File in questo prodotto:
File Dimensione Formato  
Khalili20-acaces.pdf

accesso aperto

Tipologia: PDF editoriale
Licenza: PUBBLICO - Pubblico con Copyright
Dimensione 244.54 kB
Formato Adobe PDF
244.54 kB Adobe PDF Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11365/1152522