Power-Delay Optimization of D-Latch/MUX Source Coupled Logic Gates