A simple procedure to evaluate the energy consumption of adiabatic gate circuits is proposed and validated. The proposed strategy is based on a linearization of the circuit and simplifying the analytical result obtained on the equivalent network. The approach leads to simple relationships which can be used for a pencil-and-paper evaluation or implemented on software. The accuracy of the results is validated by means of Spice simulations on an adiabatic full adder designed with a 0.8 um technology.
Alioto, M.B.C., Palumbo, G. (2001). Power Estimation in Adiabatic Circuits: A Simple and Accurate Model. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 9(5), 608-615 [10.1109/92.953495].
Power Estimation in Adiabatic Circuits: A Simple and Accurate Model
ALIOTO, MASSIMO BRUNO CRIS;
2001-01-01
Abstract
A simple procedure to evaluate the energy consumption of adiabatic gate circuits is proposed and validated. The proposed strategy is based on a linearization of the circuit and simplifying the analytical result obtained on the equivalent network. The approach leads to simple relationships which can be used for a pencil-and-paper evaluation or implemented on software. The accuracy of the results is validated by means of Spice simulations on an adiabatic full adder designed with a 0.8 um technology.
| File | Dimensione | Formato | |
|---|---|---|---|
|
J6-Power Estimation in Adiabatic Circuits A Simple and Accurate Model.pdf
non disponibili
Tipologia:
Abstract
Licenza:
NON PUBBLICO - Accesso privato/ristretto
Dimensione
191.91 kB
Formato
Adobe PDF
|
191.91 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11365/11035
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo