This paper presents the evaluation of a non-blocking, decoupled/memory execution, multithreaded architecture known as the Scheduled Dataflow (SDF). Our research explores a simple, yet powerful execution paradigm that is based on non-blocking threads, and decoupling of memory accesses from execution pipeline. This paper compares the execution cycles required for programs on SDF with the execution cycles required by programs on Superscalar and VLIW architectures.

Kavi, K.M., Arul, J., Giorgi, R. (2001). Performance Evaluation of a Non-Blocking Multithreaded Architecture for Embedded, Real-Time and DSP Applications. In 14th Int.l Conf. on Parallel and Distributed Computing Systems ISCA-PDCS (pp.365-371).

Performance Evaluation of a Non-Blocking Multithreaded Architecture for Embedded, Real-Time and DSP Applications

GIORGI, ROBERTO
2001-01-01

Abstract

This paper presents the evaluation of a non-blocking, decoupled/memory execution, multithreaded architecture known as the Scheduled Dataflow (SDF). Our research explores a simple, yet powerful execution paradigm that is based on non-blocking threads, and decoupling of memory accesses from execution pipeline. This paper compares the execution cycles required for programs on SDF with the execution cycles required by programs on Superscalar and VLIW architectures.
2001
1880843390
Kavi, K.M., Arul, J., Giorgi, R. (2001). Performance Evaluation of a Non-Blocking Multithreaded Architecture for Embedded, Real-Time and DSP Applications. In 14th Int.l Conf. on Parallel and Distributed Computing Systems ISCA-PDCS (pp.365-371).
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11365/46879
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo