Optical networks-on-chip (ONoCs) are currently still in the concept stage, and would benefit from explorative studies capable of bridging the gap between abstract analysis frameworks and the constraints and challenges posed by the physical layer. This paper aims to go beyond the traditional comparison of wavelength-routed ONoC topologies based only on their abstract properties, and for the first time assesses their physical implementation efficiency in an homogeneous experimental setting of practical relevance. As a result, the paper can demonstrate the significant and different deviation of topology layouts from their logic schemes under the effect of placement constraints on the target system. This becomes then the preliminary step for the accurate characterization of technology-specific metrics such as the insertion loss critical path, and to derive the ultimate impact on power efficiency and feasibility of each design

L., R., Grani, P., Bartolini, S., D., B. (2013). Contrasting Wavelength-routed Optical NoC Topologies for Power-efficient 3D-stacked Multicore Processors Using Physical-layer Analysis. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE) (pp.1589-1594). New York : ASSOC COMPUTING MACHINERY / EDA Consortium.

Contrasting Wavelength-routed Optical NoC Topologies for Power-efficient 3D-stacked Multicore Processors Using Physical-layer Analysis

GRANI, PAOLO;BARTOLINI, SANDRO;
2013-01-01

Abstract

Optical networks-on-chip (ONoCs) are currently still in the concept stage, and would benefit from explorative studies capable of bridging the gap between abstract analysis frameworks and the constraints and challenges posed by the physical layer. This paper aims to go beyond the traditional comparison of wavelength-routed ONoC topologies based only on their abstract properties, and for the first time assesses their physical implementation efficiency in an homogeneous experimental setting of practical relevance. As a result, the paper can demonstrate the significant and different deviation of topology layouts from their logic schemes under the effect of placement constraints on the target system. This becomes then the preliminary step for the accurate characterization of technology-specific metrics such as the insertion loss critical path, and to derive the ultimate impact on power efficiency and feasibility of each design
2013
9781450321532
978-3-9815370-0-0
L., R., Grani, P., Bartolini, S., D., B. (2013). Contrasting Wavelength-routed Optical NoC Topologies for Power-efficient 3D-stacked Multicore Processors Using Physical-layer Analysis. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE) (pp.1589-1594). New York : ASSOC COMPUTING MACHINERY / EDA Consortium.
File in questo prodotto:
File Dimensione Formato  
Ramini-DATE13-Contrasting.pdf

non disponibili

Tipologia: PDF editoriale
Licenza: NON PUBBLICO - Accesso privato/ristretto
Dimensione 2.04 MB
Formato Adobe PDF
2.04 MB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11365/46671