A design strategy to optimize the bias currents of low-power cascaded ECL gates is discussed. The results can be applied when a power constraint is assigned, and the available current per gate is much lower than the value which minimizes the propagation delay. The strategy is independent of the process used and is suitable for hand calculations, avoiding the trial-and-error approach based on simulations. Design examples based on a 20 GHz bipolar process are also given.
Alioto, M.B.C., Grasso, A.D., Palumbo, G. (2006). Design of Cascaded ECL Gates with a Power Constraint. ELECTRONICS LETTERS, 42(4), 211-213 [10.1049/el:20064002].
Design of Cascaded ECL Gates with a Power Constraint
ALIOTO, MASSIMO BRUNO CRIS;
2006-01-01
Abstract
A design strategy to optimize the bias currents of low-power cascaded ECL gates is discussed. The results can be applied when a power constraint is assigned, and the available current per gate is much lower than the value which minimizes the propagation delay. The strategy is independent of the process used and is suitable for hand calculations, avoiding the trial-and-error approach based on simulations. Design examples based on a 20 GHz bipolar process are also given.
| File | Dimensione | Formato | |
|---|---|---|---|
|
J23-Design of Cascaded ECL Gates with a Power Constraint.pdf
non disponibili
Tipologia:
Abstract
Licenza:
NON PUBBLICO - Accesso privato/ristretto
Dimensione
87.58 kB
Formato
Adobe PDF
|
87.58 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11365/3948
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo