In this paper, a model of the output transition time on nanometer CMOS gates is proposed. The development of this model follows the general approach used by Auvergne in [1]-[4], which separately models the output transition time under fast and slow inputs. The proposed model is based on a combined transient and DC circuit analysis, and requires a few simulations. This approach allows for strongly reducing the number of required parameters and simulations, compared to other models proposed in the literature. The analytical model proposed is very simple and has a clear physical meaning, thereby allowing an efficient implementation in CAD tools performing timing analysis, as well as an easy scalability through different processes and technology generations. Spectre simulations on a 65 nm CMOS technology and the 45 nm, 32 nm, 22 nm Berkeley Predictive Technology Models (BPTM) [5] show that the model accuracy is the same as the state-of-the-art models, with an average error of only 4%. Comparison with currently used table-based models showed also a significant reduction in the CPU time needed to simulate and characterize CMOS logic gates.

Alioto, M.B.C., G., P., M., P. (2010). Simple and Accurate Modeling of the Output Transition Time in Nanometer CMOS Gates. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 38(10), 995-1012 [10.1002/cta.605].

Simple and Accurate Modeling of the Output Transition Time in Nanometer CMOS Gates

ALIOTO, MASSIMO BRUNO CRIS;
2010-01-01

Abstract

In this paper, a model of the output transition time on nanometer CMOS gates is proposed. The development of this model follows the general approach used by Auvergne in [1]-[4], which separately models the output transition time under fast and slow inputs. The proposed model is based on a combined transient and DC circuit analysis, and requires a few simulations. This approach allows for strongly reducing the number of required parameters and simulations, compared to other models proposed in the literature. The analytical model proposed is very simple and has a clear physical meaning, thereby allowing an efficient implementation in CAD tools performing timing analysis, as well as an easy scalability through different processes and technology generations. Spectre simulations on a 65 nm CMOS technology and the 45 nm, 32 nm, 22 nm Berkeley Predictive Technology Models (BPTM) [5] show that the model accuracy is the same as the state-of-the-art models, with an average error of only 4%. Comparison with currently used table-based models showed also a significant reduction in the CPU time needed to simulate and characterize CMOS logic gates.
2010
Alioto, M.B.C., G., P., M., P. (2010). Simple and Accurate Modeling of the Output Transition Time in Nanometer CMOS Gates. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 38(10), 995-1012 [10.1002/cta.605].
File in questo prodotto:
File Dimensione Formato  
J43-Simple and Accurate Modeling of the Output Transition Time in Nanometer CMOS Gates.pdf

non disponibili

Tipologia: Post-print
Licenza: NON PUBBLICO - Accesso privato/ristretto
Dimensione 408.59 kB
Formato Adobe PDF
408.59 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11365/24517
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo