A strategy to design high-speed low-power MOS Current-Mode Logic (MCML) static frequency dividers is here proposed. Analytical criteria to exploit the speed potential of MCML gates are first introduced. Then, analytical criteria are formulated to progressively reduce the bias currents through the stages without affecting the divider operation speed, reducing the overall power consumption. The analytical approach allows for a deeper understanding of the power-delay trade-off involved in the design. In order to validate the theoretical derivations, SPICE simulation results on a 1:8 frequency divider by using a 0.18-mu m CMOS process are given.
Alioto, M.B.C., R., M., G., P. (2006). A Design Methodology for High-Speed Low-Power MCML Frequency Dividers. In Proc. of ICECS 2006 (pp.1308-1311). New York : IEEE [10.1109/ICECS.2006.379722].
A Design Methodology for High-Speed Low-Power MCML Frequency Dividers
ALIOTO, MASSIMO BRUNO CRIS;
2006-01-01
Abstract
A strategy to design high-speed low-power MOS Current-Mode Logic (MCML) static frequency dividers is here proposed. Analytical criteria to exploit the speed potential of MCML gates are first introduced. Then, analytical criteria are formulated to progressively reduce the bias currents through the stages without affecting the divider operation speed, reducing the overall power consumption. The analytical approach allows for a deeper understanding of the power-delay trade-off involved in the design. In order to validate the theoretical derivations, SPICE simulation results on a 1:8 frequency divider by using a 0.18-mu m CMOS process are given.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11365/18427
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo