Programmable System-on-Chips (SoC) are a flexible solution to offload part of the computational power from CPU to FPGA and accelerate the execution time. In today ARM-based SoCs, CPU and FPGA are usually connected to each other through several different communication links based on AMBA standard. This paper presents two possible design as reconfigurable logic interface architectures to be employed as a high performance interface module in programmable logic accelerators. These designs provide us with programmability for bidirectional data communication paths between CPU memory-mapped master interface and FPGA. Our first proposed design offers up to 32 configurable registers while the other has up to 32 configurable FIFOs to be able to exchange larger data. Both of these architectures communicate to programmble logic accelerators through the data stream channels.

KHALILI MAYBODI, F., Giorgi, R., Procaccini, M. (2018). Reconfigurable Logic Interface Architecture for CPU-FPGA Accelerators, 13-16.

Reconfigurable Logic Interface Architecture for CPU-FPGA Accelerators

Farnam Khalili
;
Roberto Giorgi
;
Marco Procaccini
2018-01-01

Abstract

Programmable System-on-Chips (SoC) are a flexible solution to offload part of the computational power from CPU to FPGA and accelerate the execution time. In today ARM-based SoCs, CPU and FPGA are usually connected to each other through several different communication links based on AMBA standard. This paper presents two possible design as reconfigurable logic interface architectures to be employed as a high performance interface module in programmable logic accelerators. These designs provide us with programmability for bidirectional data communication paths between CPU memory-mapped master interface and FPGA. Our first proposed design offers up to 32 configurable registers while the other has up to 32 configurable FIFOs to be able to exchange larger data. Both of these architectures communicate to programmble logic accelerators through the data stream channels.
2018
978-88-905806-6-6
KHALILI MAYBODI, F., Giorgi, R., Procaccini, M. (2018). Reconfigurable Logic Interface Architecture for CPU-FPGA Accelerators, 13-16.
File in questo prodotto:
File Dimensione Formato  
Khalili18-acaces.pdf

accesso aperto

Descrizione: Articolo completo
Tipologia: PDF editoriale
Licenza: PUBBLICO - Pubblico con Copyright
Dimensione 677.95 kB
Formato Adobe PDF
677.95 kB Adobe PDF Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11365/1069332