Sfoglia per Autore
Scalable path-setup scheme for all-optical dynamic circuit switched NoCs in cache coherent CMPs
2018-01-01 Grani, Paolo; Bartolini, Sandro
PHAST Library - Enabling single-source and high performance code for GPUs and multi-cores
2017-01-01 Peccerillo, Biagio; Bartolini, Sandro
Integrated Photonics for Chip-Multiprocessor Architectures
2017-01-01 Bartolini, Sandro; Grani, Paolo
Boosting multi-socket cache-coherency with low-latency silicon photonic interconnects
2015-01-01 Grani, Paolo; Hendry, Robert; Bartolini, Sandro; Bergman, Keren
Coherence in the CMP ERA: Lesson learned in designing a LLC architecture
2014-01-01 Bartolini, Sandro; Foglia, Pierfrancesco; Prete, Cosimo Antonio; Solinas, Marco
Solving Graph Partitioning Problems Arising in Tagless Cache Management Combinatorial Optimization
2014-01-01 Bartolini, Sandro; Iacopo, Casini; Detti, Paolo
Towards compelling cases for the viability of silicon-nanophotonic technology in future manycore systems
2014-01-01 Ramini, Luca; Fankem, Hervé Tatenguem; Ghiribaldi, Alberto; Grani, Paolo; Ortín Obón, Marta; Boos, Anja; Bartolini, Sandro
Exploiting silicon photonics for energy-efficient heterogeneous parallel architectures
2014-01-01 Bartolini, Sandro; García, José M.
Simultaneous optical path-setup for reconfigurable photonic networks in tiled CMPs
2014-01-01 Grani, Paolo; Bartolini, Sandro
Managing resources dynamically in hybrid photonic-electronic networks-on-chip
2014-01-01 Garciá Guirado, Antonio; Fernańdez Pascual, Ricardo; García, José M.; Bartolini, Sandro
Assessing the energy break-even point between an optical NoC architecture and an aggressive electronic baseline
2014-01-01 Ramini, Luca; Ghiribaldi, Alberto; Grani, Paolo; Bartolini, Sandro; Fankem, Hervé Tatenguem; Bertozzi, Davide
Integrated cross-layer solutions for enabling silicon photonics into future chip multiprocessors
2014-01-01 Grani, Paolo; Bartolini, Sandro; Furdiani, Emanuele; Ramini, Luca; Bertozzi, Davide
Design options for optical ring interconnect in future client devices
2014-01-01 Grani, Paolo; Bartolini, Sandro
Simultaneous Optical Path Setup for Reconfigurable Photonic Networks in Tiled CMPs
2013-01-01 Grani, Paolo; Bartolini, Sandro
Olympic: A hierarchical all-optical photonic network for low-power chip multiprocessors
2013-01-01 Bartolini, Sandro; Lusnig, Luca; Martinelli, Enrico
Co-tuning of a Hybrid Electronic-optical Network for Reducing Energy Consumption in Embedded CMPs
2013-01-01 Bartolini, Sandro; Grani, Paolo
Contrasting Wavelength-routed Optical NoC Topologies for Power-efficient 3D-stacked Multicore Processors Using Physical-layer Analysis
2013-01-01 L., Ramini; Grani, Paolo; Bartolini, Sandro; D., Bertozzi
A Simple On-chip Optical Interconnection for Improving Performance of Coherency Traffic in CMPs
2012-01-01 Bartolini, Sandro; Grani, Paolo
Simple Onchip Optical Interconnection for Improving Performance of Coherence Traffic in CMPs
2012-01-01 Bartolini, Sandro; Paolo, Grani
Link-time optimization for power efficiency in a tagless instruction cache
2011-01-01 Jones, T. M.; Bartolini, Sandro; Maebe, J; Chanet, D.
Legenda icone
- file ad accesso aperto
- file disponibili sulla rete interna
- file disponibili agli utenti autorizzati
- file disponibili solo agli amministratori
- file sotto embargo
- nessun file disponibile